HP B160L Manual do Utilizador Página 19

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 367
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 18
PA-RISC Processors PA-7100/PA-7150 (PCX-T) (Thunderbird)
References
1. Various
2. Évolution des gammes de processeurs MIPS, DEC Alpha, PowerPC, SPARC, x86 et PA-RISC
7
(PDF) André Seznec and Thierry Lafage (INRIA: June 1997)
3. Midrange PA-RISC Workstations with Price/Performance Leadership
8
(.pdf) pp. 6-11 Andrew J.
DeBaets and Kathleen M. Wheeler (August 1992: Hewlett-Packard Journal)
4. VLSI Circuits for Low-End and Midrange PA-RISC Computers
9
(.pdf) pp. 12-22 Craig A. Glea-
son (August 1992: Hewlett-Packard Journal)
2.2.5 PA-7100/PA-7150 (PCX-T) (Thunderbird)
Used in
715, 725, 735, 755
742i, 745i, 747i
G50, G60, G70, H50, H60, H70, I50, I60, I70
T500, T520
Convex SPP1000/CD, SPP1000/XA
Hitachi 3050RX 220, 230, 310S, 320, 330, 430, 440, 9000V V735/125, VT500
Stratus Continuum 610S, 610, 615S, 615, 620, 625, 1220, 1225, 1245
Time of introduction
Early 1992 (PA-7150: 1994)
Overview
The PA-7100 the first PA-RISC CPU to integrate the ALU and FPU on a single die, saving board space
and lowering production cost. The design of the basic and integer units is close to the PA-7000, which
was modified to scale to higher frequencies; the (previously external) FPU was a new design, taking
about one third of the transistor count. The link between the PA-7100 and its instruction cache has been
doubled compared to the PA-7000, which enables the CPU to fetch multiple consecutive instructions
and simultaneously dispatche them to independent integer and floating point units. The PA-7100 is a
superscalar processor that is able to issue two separate instructions at a time.
SMP systems can be built with two alternative strategies: either two PA-7100s attach via a shared PBus
to one Memory and I/O Controller (Viper) to which the system bus and memory separately attach; or
each PA-7100 is attached to its own MIOC, which in turn is attached to a shared memory and I/O bus
with the other PA-7100/MIOCs.
7
ftp://ftp.inria.fr/INRIA/publication/publi-pdf/RR/RR-3188.pdf
8
http://www.hpl.hp.com/hpjournal/pdfs/IssuePDFs/1992-08.pdf
9
http://www.hpl.hp.com/hpjournal/pdfs/IssuePDFs/1992-08.pdf
12
Vista de página 18
1 2 ... 14 15 16 17 18 19 20 21 22 23 24 ... 366 367

Comentários a estes Manuais

Sem comentários