
HP zx2000 Internals
FPGA controller for ACPI (2.0) and LPC
Baseboard management controller (BMC — IPMI interface)
Buses
Itanium 2/zx1 processor bus 6.4GB/s
zx1 memory bus, 200MHz, 4.25GB/s
Six zx1 I/O channels/buses, aggregate 3.0GB/s I/O bandwidth
AGP 4x graphics bus on two I/O channels, 1.0GB/s aggregate
PCI-X 64/133 I/O bus on two I/O channels, 1.0GB/s aggregate
PCI-X 64/66 I/O bus on one I/O channel, 0.5GB/s aggregate
PCI 32/33 I/O bus for onboard devices on one I/O channel, 0.5GB/s aggregate
SCSI-3 Ultra160 (LVD) storage I/O bus (if optional SCSI controller is installed)
UltraATA-100 IDE storage I/O bus
Memory
PC2100 registered ECC DDR266 SDRAM DIMMs
Takes up to 2GB modules
Four slots
512MB minimum (2×256MB)
8GB maximum (4×2GB)
4.25GB/s memory bandwidth
Expansion
One PCI-X 64-bit/133MHz slot, full-length
Three PCI-X 64-bit/66MHz slots, full-length
One PCI-X 64-bit/66MHz slot, half-length
All PCI slots are 3.3V
One AGP Pro 4x 32-bit slot, 1.5V
Drives
Up to two internal 3.5″ bays for either Ultra ATA-100 IDE or Ultra160 SCSI hard drives
Two half-heigth 5.25″ bays for externally accessible Ultra ATA-100 IDE or SCSI (LVD or SE)
drives (DVD/CD)
301
Comentários a estes Manuais