HP B160L Manual do Utilizador descarregar pdf (Página 71)

PA-RISC Buses VSC

CPU attachments

The two 32-bit LC “Low Cost” processors PA-7100LC and PA-7300LC integrate the previously ex-

ternal memory and I/O controller (MIOC) on the processor itself. This allowed for the processor to

directly attach to the main system bus, in this case the GSC bus (which mostly was used with LASI

chipsets). Memory and cache directly attach to the processor with its integrated MIOC. Both PA-

7100LC and PA-7300LC were not multi-processor capable.

1. MIOC is the main memory and I/O controller directly integrated on the CPU

 Execution units and internal caches attach on-chip to the MIOC

 External cache and memory attach to MIOC

2. GSC, the system main bus, attaches to MIOC and various I/O controllers

 Attaches via 32-bit

 PA-7300LC systems use the extended GSC+

3. I/O adapters attach to GSC

 LASI chipset

 Some video adapters directly attach to GSC

 I/O slots extend GSC

 Bus adapters, including EISA, VME and PCI, attach to GSC (includes WAX — a modiﬁed

LASI — , Dino, and custom chips)

References

1. PA-RISC Linux: Glossary

The PARISC-Linux Project (May 2005)

2. HP-UX Workstation HCL (Hardware Compatibility List) PA-RISC

(pp. 188-189, 191, 198)

3. Hewlett-Packard Company (July 1998, 14th ed.)

2.5.6 VSC

The Viper System Connect bus is the central system bus of computers with the PA-7000 or PA-7100

processors. It connects the Viper central bus controller (known as MIOC, PMI or PIC, interfaces to

the main processor) to the memory and I/O buses (via adapters). In multiprocessor conﬁgurations,

each processor has its own Viper controller, which then in turn connect to a shared VSC bus, which

has attachments to all Viper controllers, the memory and the I/O converters. It is also known as PMB

— Processor Memory Bus — especially on multi-processor conﬁgurations.

 32-bit data path width on PA-7000 systems

 64-bit data path width on PA-7100 systems

 128-bit data path was theoretically possible but apparently never implemented

 Synchronous pipelined bus

http://parisc-linux.org/hardware/supported.html

http://ftp.parisc-linux.org/docs/platforms/980723.pdf

1 2 ... 66 67 68 69 70 71 72 73 74 75 76 ... 366 367

Sem comentários

HP B160L Manual do Utilizador Página 71