HP B160L Manual do Utilizador Página 299

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 367
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 298
HP Integrity rx4640 Internals
4.42 HP Integrity rx4640
4.42.1 Overview
The Integrity rx4640 (rx4640-8) are second-generation Itanium servers from HP with up to four Ita-
nium 2 processors in a 4U rack-mountable case. In contrast to the rx4610 predecessors (7U, first-
generation Itanium) the rx4640 is a completely new design based on the HP zx1 Itanium chipset, with
double the I/O bandwidth and three times the processor and memory bandwidth. The rx4640 fea-
tures a large amount of maximum memory (128GB) but fewer PCI slots (six) and only the same small
number of two internal SCSI drives.
The rx4640 was later marketed as rx4640-8.
Time of introduction: December 2004 with prices at time of introduction starting at $15,000.
4.42.2 Internals
CPU
The “standard” rx4640 supported out of the box up to four Itanium 2 processors:
No. CPU Type Clock L1 (I/D) L2 (I/D) L3 Other
1-4 Itanium 2 Madison 1.3GHz 16/16KB 256KB 3.0MB
1-4 Itanium 2 Madison 1.5GHz 16/16KB 256KB 6.0MB
Later rx4640 models (probably with a firmware upgrade) supported various newer processors, includ-
ing dual-core Montvale CPUs and the mx2 dual-CPU modules.
No. CPU Type Clock L1 (I/D) L2 (I/D) L3 Other
1-4 Itanium 2 Madison 1.6GHz 16/16KB 256KB 6.0MB
1-4 Itanium 2 Madison 1.6GHz 16/16KB 256KB 9.0MB
1-4 Itanium 2 Montvale dual-core (9140N) 1.6GHz 16/16KB 1024/256KB 18MB
1-4 Itanium 2 Montvale dual-core (9150N) 1.6GHz 16/16KB 1024/256KB 24MB
1-4 Itanium 2 mx2 Hondodual-CPU module 1.1GHz 16/16KB 256KB 4.0MB 32MB L4
Chipset
The rx4640 are based on HP’s zx1 chipset, which consists of three main components the MIO (mem-
ory and I/O controller), the IOAs (I/O adapters) and the SMEs (scalable memory expanders):
zx1 MIO (memory and I/O controller) is the main chipset controller and connects the three central
system buses:
1. Processor bus (6.4GB/s at 200MHz DDR)
2. Two independent memory buses (each 6.4GB/s)
3. Eight I/O channels (aggregate 4.0GB/s, via the IOAs, see below)
The zx1 MIO also contains both memory and cache controllers.
Six zx1 SMEs (scalable memory expanders) attach to two independent zx1 memory buses (each
6.4GB/s with three SMEs)
292
Vista de página 298
1 2 ... 294 295 296 297 298 299 300 301 302 303 304 ... 366 367

Comentários a estes Manuais

Sem comentários