HP B160L Manual do Utilizador Página 231

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 367
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 230
HP 9000/E-Class Internals
4.26 HP 9000/E-Class
4.26.1 Overview
The E-Class “Wright Brothers” are low-cost PA-RISC servers from the mid-1990s and the replacements
for the older F and G-Class Nova servers. Designed for reduced manufacturing cost they were developed
in parallel to the HP 9000/712 workstations. The case was taken over almost unchanged from the F-
Class, with the CPU/memory and part of the I/O systems being new designs. From the integrated LASI
chipset only the networking and several other functions were used due to time constraints a modified
version of the F-Class HP-PB “Personality boards” was used for SCSI, serial MUX and parallel.
Model numbers, introductions dates and prices:
System Model number Introduced Price
E25 HP 9000/806 1994 $6,000
E35 HP 9000/816 1994
E45 HP 9000/826 1994 $11,320
E55 HP 9000/856 1995?
4.26.2 Internals
CPU
E25: PA-7100LC 48MHz with 1KB on-chip I L1 and 64KB off-chip unified I/D L1 cache
E35: PA-7100LC 64MHz with 1KB on-chip I L1 and 256KB off-chip unified I/D L1 cache
E45: PA-7100LC 80MHz with 1KB on-chip I L1 and 256KB off-chip unified I/D L1 cache
E55: PA-7100LC 96MHz with 1KB on-chip I L1 and 1024KB off-chip unified I/D L1 cache
Notes
1. The 1KB on-chip L1 cache is not really a true cache.
Chipset
LASI as central I/O chipset (not all functions are used)
Wax ASIC
HP-PB bus converter
8MHz HP-PB frequency
Implemented from the HP_PB converter of the old HP 9000 F and G servers
GSC to HP-PB clock ratio from 3:1 to 5:1 synchronous with 32MHz GSC frequency
GSC to HP-PB clock ratio asynchronous with GSC frequency between 32 to 40MHz
0.8µin 208-pin MQFP
Several HP ASICs, controlling the HP-PB SCSI and MUX port
224
Vista de página 230
1 2 ... 226 227 228 229 230 231 232 233 234 235 236 ... 366 367

Comentários a estes Manuais

Sem comentários